

N Channel MOSFET

Applications:

- Adapter & Charger
- •AC-DC Switching Power Supply
- •LED driving power
- •PC Power Supply

Features:

- •100% avalanche tested
- •Fast switching capability
- •RoHS Compliant
- •Improved dv/dt capability

Ordering Information:


Part Number	Package	Marking
RS4N60D	TO-252	RS4N60D



Lead Free Package and Finish

lD	RDS(ON)(Typ.)	VDSS
4A	1.4Ω	600V





Not to Scale

Absolute Maximun Ratings Tc=25℃ unless otherwise specified

Symbol	Parameter	RS4N60D	Units
VDSS	Drain-to-Source Voltage (Note*1)	600	V
ID	Continuous Drain Current	4	^
ldм	Pulsed Drain Current (Note*2)	16	A
PD	Power Dissipation	83	W
FD	Derating Factor above 25℃	0.3	W/℃
VGS	Gate-to-Source Voltage	±30	V
EAS	Single Pulse Avalanche Engergy L=29mH IAS=4A VDD=50V RG=25Ω TJ=25℃	88	mJ
EAR	Repetitive Pulse Avalanche Engergy (pulse width limied by maximum junction temperature)	35	mJ
	Maximum Temperature for Soldering		
TL Leads at 0.063in(1.6mm)from Case for 10 seconds		300 260	$^{\circ}$
T. Tar	Package Body for 10 seconds Operating Junction and Storage		
TJ and TSTG	Temperature Range	-55 to 150	

^{*}Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RS4N60D	Units	Test Conditions
Rejc	Junction-to-Case	1.5	°C/W	Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of +150℃.
RθJA	Junction-to-Ambient	60]	1 cubic foot chamber,free air.

Copyright Reasunos http://www.reasunos.com REV:A8 Nov.2018 Page 1 of 9



OFF Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	600	-		V	Vgs=0V,ID=250µA
IDSS	Drain-to-Source Leakage Current			10	μΑ	V_{DS} =600 V , V_{GS} =0 V
Igss	Gate-to-Source Forward Leakage			100	nΛ	Vgs=+30V Vps=0V
1633	Gate-to-Source Reverse Leakage			-100	nA	Vgs=-30V Vds=0V

ON Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance		1.4	1.7	Ω	$V_{GS}=10V,I_D=2A$
Vgs(th)	Gate Threshold Voltage	3.0		4.0	V	Vgs=Vps,Ip=250µA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
$t_{d(ON)}$	Turn-on Delay Time		13			Vps=300V
t _{rise}	Rise Time		20		nS	ID=4A
$t_{d(OFF)}$	Turn-OFF Delay Time		76		113	Rg=25Ω
t_{fall}	Fall Time		40			(Note:3,4)

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		698			Vgs=0V
Coss	Output Capacitance		93		pF	VDS=25V
Crss	Reverse Transfer Capacitance		12			f=1.0MHz
Qg	Total Gate Charge		19			VDS=480V
Qgs	Gate-to-Source Charge		3.8		nC	ID=4A VGS=10V
Qgd	Gate-to-Drain("Miller") Charge		11.0			(Note:3,4)

Copyright Reasunos http://www.reasunos.com REV:A8 Nov.2018 Page 2 of 9





Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Is	Continuous Source Current			4	Α	Integral pn-diode
Ism	Maximum Pulsed Current			16	Α	in MOSFET
Vsd	Diode Forward Voltage			1.4	V	Is=4A,Vgs=0V
trr	Reverse Recovery Time		260		nS	Vgs=0V
Qrr	Reverse Recovery Charge		3.8		μC	Is=4A,di/dt=100A/µs

Notes:

Typical Feature curve





Copyright Reasunos http://www.reasunos.com REV:A8 Nov.2018 Page 3 of 9

^{*1.}TJ=±25°C to +150°C.

^{*2.}Repetitive rating; pulse width limited by maximum junction temperature.

^{*3.}Pulse width≤300µs;duty cycle ≤1%.

^{*4.}Basically not affected by temperature.








Figure 4. BV_{DSS} Variation vs. Temperature 1.2 V_{GS} = 0V I_D=250uA 1.15 BV_{DSS} (Normalized) 1.1 1.05 0.95 0.9 -25 0 25 50 75 100 125 150 -50 T_C, Case Temperature (°C)






Copyright Reasunos http://www.reasunos.com REV:A8 Nov.2018 Page 4 of 9

20



Figure 7. Capacitance Figure 8. Gate Charge 104 10 V_{os}, Gate-to-Source Voltage (V) $V_{DD} = 120V$ 8 Capacitance (pF) Ciss $V_{DD} = 300V$ 103 V_{DD} = 480V 6 10² Coss 4 C_{rss} 10¹ 2 $V_{GS} = 0V$ f = 1MHz10° 0 10 20 30 40 60 0 V_{DS}, Drain-to-Source Voltage (V) Q_q, Total Gate Charge (nC)

Figure 9. Transient Thermal Impedance





Test Circuits and Waveforms




Figure 10.
Gate Charge Test Circuit

Figure11.
Gate Charge Waveform




Figure 12.
Resistive Switching Test Circuit




Figure 13.
Resistive Switching Waveforms

Test Circuits and Waveforms




Figure 14. Diode Reverse Recovery
Test Circuit




Figure 15. Diode Reverse Recovery Waveform





Figure 16. Unclamped Inductive Switching Test Circuit



$$EAS = \frac{IAS^2L}{2}$$


Figure 17. Unclamped Inductive Switching Waveforms





Package outline drawing

TO-252










	1		\neg	. "
L	14.7		_, , , \	
,	IH		H^{1}	
	+	NOW THE		



Symbol	Min	Non	Max			
A1	5. 22	5. 32	5. 42			
A2	6. 55	6.60	6.65			
В	7.05	7.10	7. 15			
C1	0.70	0.80	0.90			
C2	9.70	9.90	10.10			
D	1.00 REF.					
Е	0. 76 REF.					
F	2. 286 REF.					
G	4. 572 REF.					
J	0.95	1.00	1.05			
K	6.05	6. 10	6. 15			
L		0.508 RE	F.			
L1	2.65	2.80	2. 95			
M	7° REF.					
N	0.508 REF.					
0	0.96	1.01	1.06			
P	2. 25	2.30	2. 35			
Q	0.00	0.05	0.10			

Copyright Reasunos http://www.reasunos.com REV:A8 Nov.2018 Page 8 of 9



Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

- 1.Life support devices or systems are devices or systems which:
 - a.are intended for surgical implant into the human body,
 - b.support or sustain life,
 - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Copyright Reasunos http://www.reasunos.com REV:A8 Nov.2018 Page 9 of 9